Skip to content
  • P
    Projects
  • G
    Groups
  • S
    Snippets
  • Help

René Pihlak / IAS0440_code_coverage_sv

  • This project
    • Loading...
  • Sign in
Go to a project
  • Project
  • Repository
  • Issues 0
  • Merge Requests 0
  • Pipelines
  • Wiki
  • Snippets
  • Members
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
  • Files
  • Commits
  • Branches
  • Tags
  • Contributors
  • Graph
  • Compare
  • Charts
Commit ba8caeff authored 2 years ago by René's avatar René
Browse files
Options
  • Browse Files
  • Download
  • Email Patches
  • Plain Diff

init units and bins, test 6

parent 47464b33
Hide whitespace changes
Inline Side-by-side
Showing with 4 additions and 2 deletions
  • calc_tb.sv
calc_tb.sv
View file @ ba8caeff
......@@ -24,8 +24,10 @@ covergroup cg @(posedge clk);
endgroup: cg
covergroup cg_lines @(posedge clk);
bins cov_lines[] = (0 => "calc_logic.sv:37", 1 => "calc_logic.sv:38", 2 => "calc_logic.sv:39");
coverpoint cov_lines[*];
//
coverpoint cov_lines {
bins cov_lines[] = (0 => "calc_logic.sv:37", 1 => "calc_logic.sv:38", 2 => "calc_logic.sv:39");
}
endgroup
cg cover_inst = new; // instatiate the cover model
......
This diff is collapsed. Click to expand it.
  • Write
  • Preview
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or sign in to comment